


INTEGRATED CIRCUITS SUHL*

Exclusive-OR With Complement

SG90/SG91

Monolithic Silicon Epitaxial Circuit For
Military Temp. Range -55°C to +125°C



X	Y	Z	L
0	0	1	1
0	0	1	0
0	1	0	1
1	0	0	1
1	1	0	0

LOGIC EQUATIONS

(+) LOGIC

$$K = (A \cdot B \cdot C) + (E \cdot F \cdot G)$$

$$L = (K \cdot M \cdot N)$$

$$L = A \cdot B \cdot C + E \cdot F \cdot G + \bar{M} + \bar{N}$$



(-) LOGIC

$$K = (A + B + C) \cdot (E + F + G)$$

$$L = (K + M + N)$$

$$L = (A + B + C) \cdot (E + F + G) \cdot \bar{M} \cdot \bar{N}$$

where X = A · B · C
Y = E · F · G
Z = K · M · N



14 LEAD FLAT PACK—TO85
ALSO AVAILABLE IN SYLVANIA
14 LEAD PLUG-IN PACKAGE

CIRCUIT DESCRIPTION

The SG 90 and SG 91, Exclusive-OR gates with Complement, are members of the SUHL* family of logic elements which is a monolithic, epitaxial, saturated high speed logic family. Each package contains two three-input AND gates which are OR'ed together and then inverted. This output, having full fan out, is available and is also fed into a NAND gate which provides the complement. Typical applications for this circuit are in full adders and parallel subtractors. The circuit is designed for high speed operation over the military temperature range of -55°C to +125°C without sacrificing characteristics of fan out, logic swing, noise immunity and capacitance drive at low power.

This circuit requires a single power supply and has the following outstanding features:

CHARACTERISTIC SUMMARY

- High fan out: 15 min for SG 90; 7 min for SG 91.
- High speed: designed to operate at 20 mc, propagation delay time is typically 11 nsec per stage.
- High noise immunity: ± 900 mV at 25°C and worst case fan out;
+ 450 mV from -55°C to +125°C at worst case fan out;
+ 600 mV from 0°C to +75°C at worst case fan out.
- High capacitance drive: up to 600 pf.
- High logic swing: logic 0 is typically 0.26 volts;
logic 1 is typically 3.3 volts at 25°C.
- Short circuit protection.
- Low power: 35 mw average dissipation.
- Low output impedance in the 0 and 1 level reduces noise pickup.
- No complex loading rules since input and output are isolated.

These features offer to the logic designer for the first time in an integrated circuit the combined advantages of speed at low power, high reliability and a high degree of logic flexibility. The result is a digital element that facilitates system design when combined with other SUHL elements.

* Sylvania Universal High Level Logic

SG---00090-1X

RATINGS

Min. Typical Max.

Min. Typical Max.

VOLTAGE


Supply voltage (D.C.)			8.0 V _{cc}
Supply voltage (surge, 1 sec)			12.0 V
Supply voltage (operating)	4.5	5.0	6.0 V
Input voltage			5.5 V
Output voltage			5.5 V

TEMPERATURE AND POWER

Operating	55	125 C
Storage	65	200 C
Thermal gradient, junction to air (θ_{ja})		0.3 C/MW
Thermal gradient, junction to case (θ_{jc})		0.1 C/MW
Power Dissipation (50% Duty Cycle, V _{cc} = 5v)	35	MW

ELECTRICAL CHARACTERISTICS

Characteristics at V _{cc} = +5.0V	Symbol	Values at Required Temperatures			Units
		-55°C	+25°C	+125°C	
INPUT:					
Input Load Current (Gate I)	I _{LI}	1.33	1.33	1.33	mA Max.
@ V _{in} =		0	0	0	Volts
Other Inputs @		4.5	4.5	4.5	Volts
Input Load Current (Gate II)	I _{LI}	1.33	1.33	1.33	mA Max.
@ V _{in} =		0	0	0	Volts
Other Inputs @		4.5	4.5	4.5	Volts
Input Leakage Current (Gate I)	I _{LI} (leak)	0.1	0.1	0.1	mA Max.
@ V _{in} =		4.5	4.5	4.5	Volts
Other Inputs @		0	0	0	Volts
Input Leakage Current (Gate II)	I _{LI} (leak)	0.1	0.1	0.1	mA Max.
@ V _{in} =		4.5	4.5	4.5	Volts
Other Inputs @		0	0	0	Volts
Inverse Beta Current (Gate I)	B _{INV(I)}	0.1	0.1	0.1	mA Max.
@ V _{in} =		4.5	4.5	4.5	Volts
Other Inputs @		Open	Open	Open	
Inverse Beta Current (Gate II)	B _{INV(II)}	0.1	0.1	0.1	mA Max.
@ V _{in} =		4.5	4.5	4.5	Volts
Other Inputs @		Open	Open	Open	
Input (Off Level) Breakdown Voltage (Gate I)	BV _{IN} *1 ^(I)	5.5	5.5	5.5	Volts Min.
@ I _m =		1.0	1.0	1.0	mA
Other Inputs @		0	0	0	Volts
Input (Off Level) Breakdown Voltage (Gate II)	BV _{IN} *1 ^(II)	5.5	5.5	5.5	Volts Min.
@ I _m =		1.0	1.0	1.0	mA
Other Inputs @		0	0	0	Volts
Input (On Level) Breakdown Voltage (Gate I)	BV _{IN} *0 ^(I)	5.5	5.5	5.5	Volts Min.
@ I _m =		1.0	1.0	1.0	mA
Other Inputs @		Open	Open	Open	
Input (On Level) Breakdown Voltage (Gate II)	BV _{IN} *0 ^(II)	5.5	5.5	5.5	Volts Min.
@ I _m =		1.0	1.0	1.0	mA
Other Inputs @		Open	Open	Open	
Logic "1" Threshold Voltage (Gate I)	V _{TH} *1 ^(I)	2.0	1.7	1.4	Volts
V _{out} =		0.45	0.45	0.45	Volts Max.
I _{on} (SG90) =		20	20	20	mA
I _{on} (SG91) =		10	10	10	mA
Logic "1" Threshold Voltage (Gate II)	V _{TH} *1 ^(II)	2.0	1.7	1.4	Volts
V _{out} =		0.45	0.45	0.45	Volts Max.
I _{on} (SG90) =		20	20	20	mA
I _{on} (SG91) =		10	10	10	mA
Logic "0" Threshold Voltage (Gate I)	V _{TH} *0 ^(I)	1.0	1.2	0.9	Volts
V _{out} =		2.5	2.4	2.7	Volts Min.
I _{on} (SG90) =		1.5	1.5	1.5	mA
I _{on} (SG91) =		0.7	0.7	0.7	mA
Logic "0" Threshold Voltage (Gate II)	V _{TH} *0 ^(II)	1.0	1.2	0.9	Volts
V _{out} =		2.5	2.4	2.7	Volts Min.
I _{on} (SG90) =		1.5	1.5	1.5	mA
I _{on} (SG91) =		0.7	0.7	0.7	mA
OUTPUT:					
Output Leakage (I) & Beta Inverse (II)	I _{OL}	1.25	1.25	1.25	mA Max.
V _{out} =		5.5	5.5	5.5	Volts
V _{in} =		0	0	0	Volts
Output Short Circuit Current (Gate I)	I _{sc(I)}	10	10	10	mA Min.
Inputs @		45	45	45	mA Max.
Other Inputs @		0	0	0	Volts
Output Short Circuit Current (Gate II)	I _{sc(II)}	10	10	10	mA Min.
Inputs @		45	45	45	mA Max.
Other Inputs @		0	0	0	Volts
Logic "0" Level (Gate I & Gate II)	Logic "0"	0.40	0.40	0.45	Volts Max.
@ V _{in} =		2.8	2.8	2.8	Volts
I _{on} (SG90) =		20	20	20	mA
I _{on} (SG91) =		10	10	10	mA
Logic "1" Level (Gate I & Gate II)	Logic "1"	2.8	3.2	3.35	Volts Min.
@ V _{in} =		0.45	0.45	0.45	Volts
I _{on} (SG90) =		1.5	1.5	1.5	mA
I _{on} (SG91) =		0.7	0.7	0.7	mA
POWER REQUIREMENTS:					
Breakdown Voltage	BV	8	8	8	Volts Min.
@ I _{cc} =		34	34	34	mA
Inputs @		0	0	0	Volts
Current Drain — Gate I "ON" & II "OFF"	I _{cc1}	10	10	10	mA Max.
Inputs @		Open	Open	Open	
Current Drain — Gate I "OFF" & II "ON"	I _{cc2}	10	10	10	mA Max.
Inputs Gate I @		0	0	0	Volts
Current Drain — Gates "OFF"	I _{cc3}	7	7	7	mA Max.
Inputs @		0	0	0	Volts





SG---00090-2X Short circuit only one output at a time

2

SWITCHING

SWITCHING CHARACTERISTICS	V _{CC} volts	T _A °C	FANOUT		C _T pfd.	LIMITS	
			SG90	SG91		TIME — nsec	GATE
Turn On Delay	+ 5.0	+25	15	7	15	22	20
Turn Off Delay			15	7	15	22	20
Rise Time Note 8			15	7	15	6.0	5.0
Fall Time Note 8			15	7	15	8.0	8.0









TYPICAL SWITCHING CHARACTERISTICS: V_{CC} = + 5.0V

Shown below are typical characteristics for total propagation delay through Gate I, (the AND-NOR portion) and Gate II, (the following inverter). For typical switching characteristics of Gate I above refer to the SG110 series data sheet. For typical switching characteristics of Gate II above refer to the SG40 series data sheet.

FAN OUT = 1


FAN OUT = 7

FAN OUT = 15



SG --- 00090-3X

APPLICATION 1.
Full Adder




$$\text{SUM} = \overline{A}N \overline{B}N \overline{C}N-1 + \overline{A}N \overline{B}N \overline{C}N-1 + \overline{A}N \overline{B}N \overline{C}N-1 + \overline{A}N \overline{B}N \overline{C}N-1$$

$$\text{CARRY} = \overline{A}N \overline{B}N + \overline{A}N \overline{C}N-1 + \overline{B}N \overline{C}N-1$$

TRUTH TABLE

AN	BN	CN-1	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

APPLICATION 2.
Parallel Subtractor



$$\text{DIFF} = \overline{A}N \overline{B}N \overline{C}N-1 + \overline{A}N \overline{B}N \overline{C}N-1 + \overline{A}N \overline{B}N \overline{C}N-1 + \overline{A}N \overline{B}N \overline{C}N-1$$

$$\text{BORROW} = \overline{A}N \overline{B}N + \overline{A}N \overline{C}N-1 + \overline{B}N \overline{C}N-1$$

TRUTH TABLE

AN	BN	CN-1	DIFF	Borrow
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

TYPICAL V_{IN} - V_{OUT} TRANSFER CHARACTERISTIC
-55°C TO +125°C

